
# **Design, Implementation and Verification of a Data Acquisition System** for the Prototypes of the Front-End Electronics of the **PANDA Micro Vertex Detector**

<u>Alessandra Lai<sup>1</sup>, Kai-Thomas Brinkmann<sup>2</sup>, Daniela Calvo<sup>3</sup>, Valentino Di Pietro<sup>2</sup>, Tommaso Quagli<sup>2</sup>, Alberto Riccardi<sup>2</sup>, James Ritman<sup>1</sup>, Angelo Rivetti<sup>3</sup>,</u> Manuel Rolo<sup>3</sup>, Robert Schnell<sup>2</sup>, Tobias Stockmanns<sup>1</sup>, Richard Wheadon<sup>3</sup>, André Zambanini<sup>1</sup>, Hans-Georg Zaunick<sup>2</sup>

<sup>1</sup>Forschungszentrum Jülich GmbH, Jülich, Germany; <sup>2</sup>II. Physikalisches Institut, Justus-Liebig-Universität Gießen; <sup>3</sup>INFN, Sezione di Torino





Antiproton annihilation at **Da**rmstadt Fixed p target, 1.5 – 15 GeV/c antiproton beam pixel detectors in the inner part front-end chip: ToPix strip detectors in the outer part front-end chip: PASTA

• Deposited energy information.




High performance and flexible test system needed for ToPix and PASTA.

### **The PASTA Chip**


PASTA (**PANDA strip ASIC**): 110 nm CMOS technology. Concept based on TOFPET ASIC (readout of SiPM for medical applications).

Time over threshold measurement based on two leading-edge discriminators:

- low threshold: resolve leading edge;
- high threshold: reduce jitter on falling edge.



#### **The Readout Chain: Basic Components**




Data conversion and communcation with the PC:

- device under test: ToPix, PASTA
- evaluation board: Xilinx ML605
- (Virtex-6 FPGA)
- firmware: VHDL

Configuration and data handling: • PC

- software: C++
- MVD readout framework
- Qt-based user interface
- online monitoring (THttpServer)




PASTA

VREF VBG

t <sub>2</sub> : validate t <sub>3</sub>		t
ч1 ◄>		
time over threshold		
	Self trigger capability	
	Input capacitance/charge	Si Strips: 50 pF / 38 fC
First prototype fabricated with	Power consumption	<4 mW/ch
	Channel pitch	63 μm
a Multi Project Wafer run.	Radiation tolerance	100 kGy
•	Efficiency gap	no evt loss
Currently under evaluation.	Charge resolution	8 bit dyn. range
	Time resolution (coarse)	6.25 ns
	Time resolution (fine)	$\sim$ 50 ps

## Measurements

### Laboratory Environment @ 80MHz




Channel response for 100 internally generated pulses of 20 fC charge each:

- optimized configuration
- only few unresponisive channels.


### Beam Test @ 80MHz


First test under proton beam with p = 800 MeV/c:

- more unresponsive channels for smaller charge
- time over threshold distribution Landau-shaped as expected.



the foreseen working range: • with coarse timestamp.





Threshold studies:

- two levels to define global threshold  $V_{th} = HCGDACp - HCGDACn \ge 0$
- find the combination that is suitable for correct operation, for the majority of the channels
- individual threshold parameters per channel for fine tuning.

### **Remarks and outlook:**

- Data acquisition system designed and successfully integrated in a laboratory set up, as well as in a beam test environment (validated with PASTA).
- Operation is stable, but some issues regarding data transmission are still under study.
- Thorough investigation of the performances and weak points of PASTA necessary for the next iteration.
- Detailed analysis of the beam test data.
- Additional measurement with low rates (laboratory).



