


Upgrade of the Jülich Digital Readout System for the Development of the PANDA-MVD

Motivation

- Frontend ASIC testing and characterization for the PANDA MVD
→ Readout system has been developed in Jülich
- Modular design for fast and simple adaption to new front end prototypes
- Hardware upgrade to use off the shelf components in the lab


The PANDA Detector




- Fixed target experiment
- Triggerless readout concept
- Phasespace cooled antiproton beam with a momentum range from 1.5 to 15 GeV/c

The Micro Vertex Detector


- Innermost tracking detector
- Main task is the vertexing of short living hadrons e.g. D^\pm -meson ($c\tau \sim 312 \mu\text{m}$)
- Four barrel layers and six disks of semiconductor detectors
- Vertex resolution of MVD $< 100 \mu\text{m}$
- Hybrid silicon pixel detectors with custom readout ASIC
→ ToPix (TOriNO PIXel)
- Double side silicon strip detectors



The Jülich Digital Readout System




Hardware Upgrade



- New central hardware component: Xilinx ML605 Evaluation Board
- Cheap and easy to obtain
- Virtex 6 FPGA
- Expandable DDR3 RAM
- Optical and electrical gigabit connection
- FMC connectors (HPC and LPC)
- LC Display

Measurements with ToPix3

Front end ASIC of pixel part – ToPix. Time over Threshold (ToT) charge measurement.



Summary

- A readout system exists to characterize front end ASICs
- A hardware upgrade has been developed to extend the memory and FPGA resources
- Measurements with the recent ToPix 3 prototype have been done to prove the functionality of the readout system
- Next step: implementation of ethernet based protocol