## The PANDA MVD







Helmholtz International Center



Bundesministerium für Bildung und Forschung

Robert Schnell II. Physikalisches Institut, JLU Gießen On behalf of the PANDA collaboration





## The PANDA Detector @ FAIR



• The existing GSI facility in Darmstadt

## The PANDA Detector @ FAIR



- The existing GSI facility in Darmstadt will be extended to FAIR (Facility for Antiproton and Ion Reseach)
- FAIR will deliver
  - Protons
  - Antiprotons
  - lons
- To several experiments
  - APPA
  - CBM
  - NUSTAR
  - PANDA (antiProton Annihilation at Darmstadt)



Vertex 2013

## The PANDA Detector @ FAIR



- Momentum range 1.5 to 15 GeV/c
- Stochastic cooling  $\rightarrow$  high luminosity mode
- Electron cooling  $\rightarrow$  high resolution mode





- The existing GSI facility in Darmstadt will be extended to FAIR (Facility for Antiproton and Ion Reseach)
- FAIR will deliver
  - Protons
  - Antiprotons
  - lons
- To several experiments
  - APPA
  - CBM
  - NUSTAR





## **PANDA** physics



nucleon radius

 $10^{-15}$ 

#### The PANDA Detector



#### **The Micro-Vertex Detector**



- 2 barrel pixel layers
- 4 pixel disks
- 2 barrel strip layers
- 2 mixed disks
- 2 optional forward wheels (@40 & 60 cm)



#### Numbers



#### **Pixel Subdetector - Sensors**



#### NIMA 594 (2008) p.29



#### **INFN** Torino

Epitaxial silicon pixel sensors

- Epitaxial layer on Czochralski substrate
- Several thicknesses evaluated, 100 µm epitaxial layer chosen for PANDA
- Small pixel size of 100 x 100 μm<sup>2</sup>
- Full qualification of prototypes done
- Full size PANDA geometry

#### **Pixel Subdetector - Modules**





16 Sept 2013, R. Schnell





#### **Pixel Subdetector - Front-end**



**INFN Torino** 

NIMA 596 (2008) p.96

ToPix v2

- Torino Pixel Readout Chip
- IBM CMOS 0.13 μm
- Time-over-Threshold
- Current prototype version ToPix v3
- 2 x 128 + 2 x 32 double columns
- Size 4 x 4.5 mm<sup>2</sup>
- Complete pixel cells with full column
  architecture, end-of-column logic and buffers
- Triple redundancy-based SEU protection
- Fully tested in lab and beam setups
- Next prototype ToPix v4: submission planned in November 2013 including GBT e-link interface SDR and DDR



ToPix v3



16 Sept 2013, R. Schnell

#### Strip Subdetector - Setup



16 Sept 2013, R. Schnell

Vertex 2013

#### **Strip Subdetector – Barrel Stave**



## Stave prototypes





**ZEA Jülich** 

- Cutouts at sensor position
- Prototype with cooling pipe for tests







#### Silicon Strip Sensor Prototypes

- Full size PANDA geometry
- 285 µm thickness
- 65 and 50 µm strip pitch and 90° stereo angle (barrel sensors)
- 67.5 µm strip pitch and 15° stereo angle for trapezoidal sensors
- Punch-through biased
- 2<sup>nd</sup> run using poly-Si biasing (received July 2013)



16 Sept 2013, R. Schnell



## Many sensor characterization options available



"Probecard": fixed sensor assembly with all strips bonded to common lines (top and bottom) Probe station





Wafer test diode fixture

16 Sept 2013, R. Schnell

- All relevant parameters monitored
- $\rightarrow$  full sensor characterization done
- Analysis of irradiated sensors (proton and neutron irradiation)



#### **Flex Pitch-Adapters**

![](_page_18_Figure_1.jpeg)

16 Sept 2013, R. Schnell

Vertex 2013

slide 16

#### **Flex Pitch-Adapters**

![](_page_19_Picture_1.jpeg)

16 Sept 2013, R. Schnell

Vertex 2013

APV25 Front-ends

![](_page_20_Picture_0.jpeg)

![](_page_20_Figure_1.jpeg)

#### Flex PCBs

Possibility for barrel stave flex PCB: Large flex PCB folded around the stave to permit a connection from p-side front-ends to n-side where the module controller chip is placed

![](_page_21_Figure_2.jpeg)

16 Sept 2013, R. Schnell

Vertex 2013

## Strip Front-end

- Design of new self-triggering front-end based on TOFPEF chip started in 2012
- TOFPET: ASIC for SiPM readout of ENDO TOFPET US collaboration
- Complete redesign of the analog stage for dynamic range and capacitance of strip detectors
- 2 TDCs per channel: time and energy branch
- ToT from TDCs using analog interpolation
- Multiple TDCs for pile-up rejection
- Technology chosen: UMC 0.11µm

![](_page_22_Figure_8.jpeg)

#### INFN Torino, JLU Giessen, IKP Jülich

![](_page_22_Figure_10.jpeg)

#### Module Data Concentrator

![](_page_23_Figure_1.jpeg)

- On-module ASIC
- Multiplexes all front-ends of one sensor
- Feature extraction: cluster finding, cluster correlation
- Manages slow-control + calibration of attached front-ends
- Fast GBT e-link for data out + configuration data in

#### FH Südwestfalen Iserlohn

![](_page_23_Figure_8.jpeg)

16 Sept 2013, R. Schnell

Vertex 2013

#### Infrastructure - Readout

#### Thin Al-cables

- Thin Kapton carrier
- Aluminum strips, 18 diff. pairs
- For data transmission out of the MVD
- Connect FEs/MDC to GBT receiver
- Tested to operate beyond 320 Mbit/s

#### GBT Project

- E-link interface to on-detector node
- Optical link to the off-detector side

![](_page_24_Picture_10.jpeg)

![](_page_24_Figure_11.jpeg)

## **Infrastructure - Powering**

#### DC-DC powering concept

- Switching DC-DC converters close by favored
- Air-coil converters able to operate inside strong magnetic fields as developed for sLHC
- Front-end voltages 1.2 V
- Placed along the beam-pipe
- Water-cooled

![](_page_25_Figure_7.jpeg)

N.B. each line in this schematic has two wires!

![](_page_25_Picture_9.jpeg)

SM01C DC/DC converter

![](_page_25_Figure_11.jpeg)

16 Sept 2013, R. Schnell

#### Infrastructure - Cooling

- Water cooling system in depression mode
- Operated close to room temperature (coolant approx. 16°C)
- Carbon foam embedded in staves: high thermal conductivity
- Dummy staves with thermal loads built up and scrutinized

![](_page_26_Picture_5.jpeg)

![](_page_26_Picture_6.jpeg)

16 Sept 2013, R. Schnell

Vertex 2013

#### Summary

- Design and implementation of the PANDA MVD well advanced
- Development and tests for pixel and strip sensors completed
- Methods for large-scale sensor qualification developed
- Radiation hardness studies performed
- Several successful beam tests
  - Pixel front-end prototypes together with prototype sensors
  - PANDA-size strip detectors
  - Time-stamp synchronized DAQ
- Strip front-end development well advanced
- Next step: bring all components together for full-size detector module test
- And of course: build the full detector

# Thank you for your attention

 Technical Design Report for the:

PANDA Micro Vertex Detector

![](_page_28_Picture_4.jpeg)

(AntiProton Annihilations at Darmstadt)

Strong Interaction Studies with Antiprotons

PANDA Collaboration

![](_page_28_Picture_8.jpeg)

![](_page_28_Picture_9.jpeg)

![](_page_28_Picture_10.jpeg)

Bundesministerium für Bildung und Forschung

![](_page_28_Picture_12.jpeg)

![](_page_28_Picture_13.jpeg)

#### Backup

![](_page_29_Figure_1.jpeg)

- Front-end (analogue)
- TDC (analogue)
- TDC Control (digital)
- Global Controller (digital)

Mitgled der Helmholtz-Gemeinsch

5

#### Backup

![](_page_30_Figure_1.jpeg)

- Two stages: buffer and convert signal
  - Buffering: discharge a capacitor (TAC)
    - Start: threshold; End: rising edge of clock\*
  - Transfer to 4x larger capacitor, linearly recharge with 32/64x smaller current (Wilkinson ADC)
- Increase time resolution by 128/256x (50/25 ps @ 160 MHz)
  - Conversion takes ~ 3  $\mu$ s (@128x)  $\rightarrow$  buffer multiplicity of 4

ADC: Analogue to Digital Converter TAC: Time to Analogue Converter

\*: Dynamic range 1-3 clock cycles

Mitglied der Helmholtz-Gemeinscha