



A Time-Based Front-End ASIC for the Silicon Micro Strip Sensors of the PANDA Micro Vertex Detector

Valentino Di Pietro Valentino.DiPietro@exp2.physik.uni-giessen.de

DIRC Workshop 13.11.2015



- Introduction
- PASTA Chip
 - Front-end amplifier
 - Time to Digital Converter
- Conclusions
- Perspectives

Introduction

Micro Vertex Detector



Introduction

Micro Vertex Detector Sensor Module



Introduction



PANDA Strip ASIC

Key features

Channels	64
Input pitch	63 µm
Rate capability	100 kHz/channel
Power consumption	<4 mW/channel
Front-end noise	< 600 e ⁻
Time bin width	50 - 400 ps
Charge resolution	8 bit (dyn. range) *
Radiation tolerance	100 kGy *

* Design goal





Based on TOF-PET



Based on TOF-PET



New design Based on TOF-PET

Front-End Amplifier



Preamplifier



Preamplifier



Preamplifier



Current Buffer



ToT Amplifier



Simulations



Analog TDC



Time Amplification



 $V_{\text{TDC}} = V_{\text{TAC}} \iff \frac{I_{\text{TDC}} \cdot t_{\text{TDC}}}{C_{\text{TDC}}} = \frac{I_{\text{TAC}} \cdot t_{\text{TAC}}}{C_{\text{TAC}}} \Longrightarrow t_{\text{TDC}} = 128 \cdot t_{\text{TAC}}$

Digital Blocks

- Optimization of the TDC Control
 - Size reduced by ~ 80%
 - Overall power consumption halved
 - Radiation-hard logic implemented





- 1 bit: Triple Modular Redundancy
- n bits: Hamming encoding

Conclusions

- Chip designed according to the given specifications
- Project submitted in April 2015
- Prototypes delivered in September 2015





Perspectives

- Readout System under development
- PCB design started
- Beam test planned for early 2016

Perspectives

- Readout System under development
- PCB design started
- Beam test planned for early 2016

