



ToPiX : a CMOS 0.13 μm Silicon Pixel Readout ASIC for the PANDA Experiment

*G. Mazza^a, D. Calvo^a, P. De Remigis^a,
T. Kugathasan^{a,b}, M. Mignone^a, A. Rivetti^a,
L. Toscano^a, R. Whealon^a, S. Bonacini^c*

^a INFN sez. di Torino, Italy

^b DFS Università di Torino, Italy

^c CERN, Geneva, Switzerland




Outline




- * The PANDA Micro Vertex Detector
- * Readout architecture
- * The ToPiX ASIC
- * ToPiX prototype
- * Test results
- * Conclusions



The PANDA experiment




Located at the new FAIR facility
p-p and p-nucleous annihilation
reaction
Beam and target pipe
No trigger





PANDA MVD



- * Barrel :
 - Layer 1 : radius 28 mm, SPDs
 - Layer 2 : radius 53 mm, SPDs
 - Layer 3 : radius 92 mm, SSDs
 - Layer 4 : radius 120 mm, SSDs
- * Forward :
 - Disk 1-2 : radius 37.5 mm, SPDs
 - Disk 3-4 : radius 75 mm, SPDs
 - Disk 5-6 : radius 130 mm, SPDs + SSDs



Pixel specs



Pixel size	$100 \times 100 \mu\text{m}^2$
Chip active area	$11.4 \times 11.6 \text{ mm}^2$ (116 rows, 110 cols)
dE/dx measurement	ToT, 12 bits dynamic range
Max input charge	50 fC
Noise floor	<32 aC (200 e ⁻)
Clock frequency	155.52 MHz
Time resolution	6.45 ns (1.9 ns r.m.s.)
Power consumption	< 750 mW/cm ²
Max event rate	$6 \cdot 10^6 \text{ events/s}$
Total ionizing dose	< 100 kGy




ToPiX ASIC




- * Custom development for the PANDA MVD
- * Provides spatial and time coordinates plus energy resolution measurement (via ToT)
- * Compatible either with p-type or n-type detectors
- * Self triggered architecture
- * Each event has a 12 bits time reference
- * Double rate serial readout
- * Radiation tolerant
- * Data corresponding to a 12 bits counter cycle (26.21 μ s) are packed in a frame, with an 8 bits frame counter (6.71 ms cycle)

Pixel cell







Double cell





EoC readout







SEU protection




- * Pixel data register : triple redundancy (area : $75 \mu\text{m}^2/\text{bit}$)
- * Pixel config register : triple redundancy with asynchronous self correction (area : $145 \mu\text{m}^2/\text{bit}$)
- * EoC control logic : Hamming encoding with synchronous self correction
- * EoC FIFO Hamming encoding with output decoding and correction only




ToPiX v3 layout



- * 4.5 mm × 4 mm
- * CMOS 130 nm
- * Clock frequency 160 MHz
- * bump bonding pads
- * $2 \times 2 \times 128$ columns
- * $2 \times 2 \times 32$ columns
- * 32 cells EoC FIFO
- * SEU protected EoC
- * Serial data output
- * SLVS I/O



Test system





Pixel map





Chip 1

Chip 2



Chip 3

Chip 4






Baseline



*DAC
correction*








Gain and noise






rino









ToT @ 5 nA



$I_{FB} = 5 \text{ nA}$
Simulated gain : 202 ns/fC



ToT @ 2.5 nA



$I_{FB} = 2.5 \text{ nA}$
Simulated gain : 400 ns/fC



Conclusions



- * The ASIC solution for the triggerless readout of the silicon pixel sensors of the PANDA experiment has been described
- * The current reduced-size prototype is fully functional in terms of main performances
- * Some issues related to the time resolution to be clarified (trade-off between resolution and power)
- * Tests of the prototype bump-bonded to the detector will start in few weeks
- * Beam tests and irradiation tests (both TID and SEU) are foreseen for the end of 2011 and beginning of 2012.




Backup slides




Backup slides


Cable routing

Access possible on the upstream direction
→ possible criticity in cables and service routing






Preamplifier & comparator




Comparator


Preamplifier

open loop gain : $\sim 60 \text{ dB}$
 $f_{-3\text{dB}}$: $\sim 500 \text{ kHz}$
 closed loop gain : 76 mV/fC





Baseline restorer & feedback current source




Baseline restorer


$$R_{EQ} : 500 \text{ M}\Omega \div 10 \text{ G}\Omega$$

$$C_{EQ} : 5 \text{ pF}$$


$$f_{-3\text{dB}} : \sim 500 \text{ kHz}$$


Feedback current source









Clipping circuit









Irradiation tests - 1





Irradiation tests - 2





SEU effects

