


First characterization of the PASTA chip for the microstrip part of the $\bar{\text{P}}\text{ANDA}$ MVD

Tommaso Quagli¹, Kai-Thomas Brinkmann¹, Daniela Calvo², Valentino Di Pietro¹, Alessandra Lai³, Alberto Riccardi¹, James Ritman³, Angelo Rivetti², Manuel Rolo², Robert Schnell¹, Tobias Stockmanns³, Richard Wheadon², André Zambanini³, and Hans-Georg Zaunick¹

¹II. Physikalisches Institut, Justus-Liebig-Universität Gießen; ²INFN, Sezione di Torino; ³Forschungszentrum Jülich GmbH, Jülich, Germany


The $\bar{\text{P}}\text{ANDA}$ Experiment

- Fixed target experiment
- Almost 4π acceptance
- Cooled antiproton beam using electron and stochastic cooling
- Proton or heavy nuclear target
- Momentum from 1.5 up to 15 GeV/c
- Trigger-less readout at $\sim 10^7$ interactions / s





The Micro-Vertex-Detector

- 4 concentric barrels and 6 forward disks
- Vertex reconstruction for primary and secondary vertices
- Improvement of momentum resolution and PID
- Requirements:
 - spatial resolution (tens of μm)
 - good time resolution and low material budget
 - high radiation tolerance ($10^{14} \text{ n}_{1\text{MeV eq}} / \text{cm}^2$)




PANDA SStrip ASIC (PASTA)

- Front-end readout chip for double-sided silicon strip sensors
- Measurement concept inspired by TOFPET




- Number of channels: 64
- Input pitch: 63 μm
- Clock frequency: 160 MHz
- Rate capability: 100 kHz / ch
- Time bin width: 50 - 400 ps
- dE/dx measurement: ToT, 8 bits dynamic range
- Front-end noise: < 600 e⁻
- Power consumption: < 4 mW / ch
- Radiation tolerance: 100 kGy (TID)
- Technology: CMOS 110 nm


Chip Architecture



Front-End Architecture




Chip Simulations



Analog TDC


Time-to-Digital Converter (TDC) architecture



Digital Blocks

Significant optimization of TDC control with respect to TOFPET:

- Size reduced by $\sim 80\%$
- Overall power consumption halved




Radiation-hard logic for Single Event Upset (SEU) protection:

- 1 bit: Triple Modular Redundancy
- n bits: Hamming encoding

PASTA Readout Systems


- PASTA chips fabricated in UMC CMOS 110nm technology and assembled on dedicated test boards




PASTA chip assembled on a test board and connected to a $2 \times 2 \text{ cm}^2$ silicon strip sensor (strip pitch 50 μm)

Two readout systems:


- Labview-based Torino system
 - Optimized for parameter scans and chip testing
 - Acquisition of signal from a radioactive source
- Jülich Digital Readout System (JDRS)
 - Modular, flexible system
 - Higher rate capability suitable for use during beam tests
 - See A. Lai et al., HK 63.8



First PASTA Characterizations



Example of chip test signals for an injected pulse



First characterizations of the ASIC:

- measurement of the ToT linearity (using only the coarse timing information);
- acquisition of signal from alpha and beta radioactive sources on the strip sensor;
- calibration of the ToT gain on all channels on a chip by adjusting the ToT feedback current.

