



A time digitizer for the microstrip detectors of the PANDA MVD

Alberto Riccardi¹

Kai Thomas Brinkmann¹, Valentino Di Pietro¹, Sara Garbolino², Angelo Rivetti², Manuel Rolo²

1) II. Physikalisches Institut Justus-Liebig-Universitat Gießen
2) INFN Sezione di Torino




DPG Spring Meeting 2015




Contents

- 1. Context
- 2. Analog Time to Digital Converter
- 3. Layout and Post-Layout simulations
- 4. Outlooks






PANDA



MicroVertex Detector




Red zone covered by pixels and green one by strips

PAnda STrip Asic (PASTA)



PAnda STrip Asic (PASTA)



1) Valentino Di Pietro, HK 30.3

2) André Goerres, HK 50.2

Requirements


- \Box Rate/channel ~ 40 kHz
- $\Box \sim 4 \text{ mW}$ per channel

Triggerless

Preserve the charge information

Only digital outputs

Standard Approach




Usually to obtain the charge information the front-end signal amplitude is measured. To obtain this information the classic structure is that is reported in figure.

✓ All signals have the same durations

X Complex to implementX Limited range

Time Over Threshold Technique




 \checkmark Easier to implement


- ✓ Larger dynamic range
- ✓ Measure charge and time stamp

X Pile-up problems



















Chip Architecture









Figure from André Goerres













Channel Layout




TDC Post-Layout Simulations(1)




13

TDC Post-Layout Simulations(1)




TDC Post-Layout Simulations (2)



14

PASTA Layout




15

Outlooks

Perform the last simulations

Work on the readout system







Thank you for your attention

Alberto Riccardi

Alberto.Riccardi@exp2.physik.uni-giessen.de

GEFÖRDERT VOM



Bundesministerium für Bildung und Forschung






II. Physikalisches Institut







Wilkinson ADC




Costant Current Source: I₂(2)



Current error



TDC linearity(2)



TDC linearity (3)

