

A Low-Power Front-End Amplifier for the Microstrip Sensors of the PANDA Microvertex Detector

Valentino Di Pietro¹

Kai-Thomas Brinkmann¹, Angelo Rivetti², Alberto Riccardi¹, Manuel
Rolo¹, Sara Garbolino¹


1: II. Physikalisches Institut, JLU Gießen

2: INFN Torino


Contents

- MVD Introduction
- PASTA Chip
 - Requirements
 - Building blocks
- Results
- Perspectives

FAIR



PANDA MVD



PANDA SStrip ASIC


Specifications

- Event rate up to 40kHz
- Detector capacitance
 $(15 - 25)\text{pF}$
- Input charge
 $(1 - 40)\text{fC}$

Goals

- Linear time measurement with input charge
- Noise
 $< 1500 \text{ e}^-$
- Power consumption
 $\sim 4\text{mW}$ per channel


Time over Threshold



Why?

- Good results obtained by two different architectures:
 - ToPix
(INFN Torino)
 - TOF-PET
(LIP Lisboa, INFN Torino)


PASTA Chip



1: Alberto Riccardi HK 6.1

2: André Goerres HK 21.3

PASTA Chip




Based on TOF-PET

1: Alberto Riccardi HK 6.1

2: André Goerres HK 21.3

PASTA Chip




New design

Based on TOF-PET

1: Alberto Riccardi HK 6.1

2: André Goerres HK 21.3

TOF-PET




НОРД-ПРИ

Common Gate Stage


SiPM

AC Coupling



TOF-PET vs PASTA


Linearity




Specifications

- Detector capacitance up to 350pF (x14 C_{det} PASTA)

PASTA Analog FE




PASTA Analog FE



**Capable to process
signals of both
negative and positive
polarity**


PASTA Analog FE

**Current gain and
impedance adjustment**



**Capable to process
signals of both
negative and positive
polarity**


PASTA Analog FE



Capable to process
signals of both
negative and positive
polarity

Second amplification
stage (currently under
further study)

PASTA Analog FE




Capable to process
signals of both
negative and positive
polarity

Second amplification
stage (currently under
further study)


Current gain and
impedance adjustment

Layout design
complete


Preamplifier




Preamplifier




Preamplifier




Current Buffer




ToT Stage




NPol: Linearity




PPol: Linearity




NPol: ENC




NPol: ENC



PPol: ENC



PPol: ENC



Perspectives

- Improve the linearity of the ToT vs Qin
- Layout all the stages
- Submit the project to the foundry

Perspectives

- Improve the linearity of the ToT vs Qin
- Layout all the stages
- Submit the project to the foundry

Thank You

Valentino.DiPietro@exp2.physik.uni-giessen.de

Acknowledgements

GEFÖRDERT VOM



Bundesministerium
für Bildung
und Forschung




Helmholtz International Center




Backup Slides

Dynamic ToT Stage



NPol: Linearity



PPol: Linearity

