

A custom pixel detector for the PANDA experiment



D. Calvo, P. De Remigis, T. Kugathasan, S. Marcello, G. Mazza, A. Rivetti, R. Wheadon (INFN-Torino) for the PANDA Collaboration

European Nuclear Physics Conference, Ruhr-Universitat Bochum, 16-20 2009



Overview

introduction – standard hybrid technology

epitaxial silicon devices - results

pixel readout prototype - results

conclusion



Standard hybrid technology







Diodes and single chip sensor from epi-wafers

49 µm (4060 Ω ·cm, n/P) + 500 µm Cz substrate (0.01-0.02 Ω ·cm, n⁺/Sb) \rightarrow 100 µm 74 µm (4570 Ω ·cm, n/P) + 500 µm Cz substrate (0.01-0.02 Ω ·cm, n⁺/Sb) \rightarrow 120 µm 98 µm (4900 Ω ·cm, n/P) + 500 µm Cz substrate (0.01-0.02 Ω ·cm, n⁺/Sb) \rightarrow 150 µm



with the ALICE layout at FBK

 $300 \ \mu m$ FZ wafer have been used as reference

Single chip assembly

pixel obtained with the ALICE masks (50 μm x 425 μm)
test performed using ALICE pixel readout chip and test system in collaboration with P. Riedler





Test of radiation damage with neutrons from Pavia nuclear reactor. Equivalent fluence values on the diodes : 5.13x10¹³, 1.54x10¹⁴, 5.13x10¹⁴ n(1MeV_{eq})/cm² corresponding to 1, 3 and 10 years of PANDA lifetime

Results from thin Si-epitaxial pixel assemblies



Results from radiation damage test: full depletion voltage normalized to epi50

Equivalent fluence values on the diodes : 5.13×10^{13} 1.54×10^{14} 5.13×10^{14} n(1MeV_{eq})/cm² corresponding to 1 3 and 10 years of PANDA lifetime



Results from radiation damage test:

the radiation damage constant

Equivalent fluence values on the diodes : 5.13×10^{13} , 1.54×10^{14} , 5.13×10^{14} n(1MeV_{eq})/cm² corresponding to 1, 3 and 10 years of PANDA lifetime



Lekage current < 50 nA/pixel (100 μ mx100 μ m size, 100 μ m thick)

Results from radiation damage test: diode volume current @ full depletion voltage





ASIC prototype



Second pixel readout prototype

ToPix_2, CMOS 130 nm technology

- $5x2 \text{ mm}^2$ area with 4 folded columns with a total of 320 readout cells of $100x100\mu\text{m}^2$ size
- analogue + digital circuits (analog power consumption below 12μW @1.2V)
- Time over Threshold technique implemented to obtain a energy loss measurement
- SEU-hardened memory cells (Dice layout)
- absence of enclosed structures to study the radiation tolerance of the 130nm CMOS technology
- inputs for connecting external sensors
- selectable input polarity
- comparator threshold controlled by DAC (5 bits)
- 12 + 12 bits leading and trailing edge, 12 bits configuration registers
- 12 bits bus for time stamp and 12+7 bits output bus for data + address



The architecture of ToPix_2



ToPix_2 and sensor



> ToPix_2 - FZ diode (400 μ m x 400 μ m, 200 μ m thick) connection using wire bonding

➢ test with gamma rays (60 KeV) from ²⁴¹Am radioactive source





Individual pixel DAC baseline correction

TOT calibration

TID test on ToPix_2

Total Ionizing Dose test with the X ray source at CERN (Thanks to F. Faccio) followed by an annealing phase at 100°C



SEU test on ToPix_2





Conclusions

the use of epitaxial silicon material could be very promising , also in term of radiation damage

✤ the tuning of the epitaxial layer resistivity, taking into account the short and long terms of annealing, has to be investigated for the full depletion voltage optimization

the 130 nm CMOS technology is suitable to develop the pixel readout for:

- Iimited power consumption
- smaller pixel with many functionalities, but
 - enclosed gate layout is needed for the critical transistors of the discharge circuit
 - ✤ seu hardened cells are needed

