


Module-Controller design for the MVD silicon strip sensors

R. Schnell¹ , H.G. Zaunick¹ , K.Th. Brinkmann¹ ,
H. Sohlbach²


¹ II.Physikalisches Institut
Justus-Liebig-Universität, Gießen, Germany

² FH Südwestfalen, D-58644 Iserlohn, Germany

- strip sensor module read-out : Pasta (64 channels)
- 12 FE-chips maximum per sensor module
- one module-controller (MDC) per module
- one E-link per MDC for data transfer and slow control



Module controller internals



I/O's / Pads

12x Pasta (SLVS)	96
Slow Control (SLVS)	8
E-Link (SLVS)	6
V _{DD} , V _{CC}	8
Total	118

Power estimation

Basic Design	68 mW	
Full Design	200 mW	
SLVS-I/O's	93 mW	
Total Basic	161 mW	0,21 mW/Ch.
Total Full	293 mW	0,38 mW/Ch.

Chip size estimation

Memory plus Logic : ≈ 5 M Gates

Size: **22 mm²** @ 230k gates per mm²

144 Pads @ 0,01" pitch (or smaller)

Status November 2015:

design versions: with / without feature extraction

design & simulation of FPGA prototype (VHDL-based) is finished for: 12:1 multiplexer, fifo, frontend-inteface, 10b/8b-decoding, triple redundancy

under simulation: triple redundancy

under design/simulation: clustering/hitfinding

to be done : status and control,e-link, slow control