

READOUT ASIC for the MVD STRIPS

Design of the new analog front-end

Jonhatan Olave

The analog readout architecture



The design is based on the same architecture of PASTA



68 um x 1130 um

Others blocks: Filters (17%), Delay line (9%), Internal pulser (3%), others

Jonhatan Olave

The Charge Sensitive Amplifier





Jonhatan Olave

- The biggest contribution in terms of current comes from I2 which is the second branch. This current is FIXED in PASTA and so it cannot be regulated at all.
- I1 is adjustable through a global DAC.
- The block is very compact but contains caps which can be resized if needed due to area constraints.



320 um

21-02-2018

3

SIMULATIONS





- Only real bias cells are used.
- No DACs are used at this level. This is the best way to decide the optimal range for voltages/currents. We can change them if needed (threshold)
- The simulations are at schematic level
- The input charge is generated with an ideal source

CSA: sim results



Charge sweep from 1 fC to 50 fC



Jonhatan Olave



CSA: sim results

Charge sweep from 1 fC to 50 fC



Jonhatan Olave





Transient noise with 20 fC input charge



21-02-2018

Jonhatan Olave

The Shaper: peaking time adjustment

 V_{dd} $\frac{I_{out}}{I_{in}} = -\frac{g_{mn5}}{g_{mn4}} \frac{1}{1+s\tau_n}$ **Transfer function** M_{n5} M_{n4} I PTA $au_n = C_{1n}/g_{mn2}.$ Peaking time (**Adjustable**) OUT M_{n3} 1.1 M_{n2} 1.0 - I PTA from 2 uA to 20 uA $\begin{bmatrix} C_{n1} \end{bmatrix} M_{n1}$ - Tp moves from 70 ns to 50 ns IN .9 .8 S .7 If we need Tp between .6 200 ns and 50 ns this is .5 not the best way to tune this parameter. .4 500.0 550.0 600.0 650.0 700.0

21-02-2018

time (ns)

JUSTUS-LIEBIG-

UNIVERSITÄT

GIESSEN

Jonhatan Olave

The Shaper: peaking time adjustment



• Tp moves from 40 ns up to 100 ns 🗄 ToT out 👁 • The area of the block increases by a 👁 1e-13 👁 3e-13 dx: 42.54304n 1e-13 factor of 2 dy: 462.6999m s: 10.87604MV 3e-13 5e-13 • Tp changes but also the signal 900.0 7e-13 9e-13 1e-13 amplitude. The optimal value of 3e-13 5e-13 Tp must maximize the SNR! It 800.0 9e-13 must be well studied. .5e-12 1.9e-12 2 700.0 2.1e-12 2.3e-12 2 5e-12 2.7e-12 2 9e-12 600.0 500.0 400.0 500.0 550.0 600.0 650.0 700.0 750.0 time (ns)

C1n: sweep from 200 fF to 3 pF

Jonhatan Olave

Full chain: sim results



Charge sweep from 1 fC to 30 fC

Jonhatan Olave



Results



- The tested blocks (CSA, shaper, Buffer current) work as expected. Keep in mind that the simulations are still in the ideal case (schematic level + ideal currents)
- We have to find a good solution to adjust the peaking time (if feasible) to balance the effect of leakage current. This was not foreseen in PASTA.

SO
what's
next?

- Study the optimal peaking time to maximize the SNR
- Continue the simulations (at schematic level) with the other blocks (baseline holder, ToT amplifier and Disc)
- Check the bias cells and the global/local DACs
- Test more channels connected to the same bias cells. Crosstalk?
- Move to the post-layout verification.