


# A custom pixel detector for the PANDA experiment



D. Calvo, P. De Remigis, T. Kugathasan,  
S. Marcello, G. Mazza, A. Rivetti, R. Wheadon  
(INFN-Torino)  
for the PANDA Collaboration

European Nuclear Physics Conference, Ruhr-Universitat Bochum, 16-20 2009



# Overview

introduction – standard hybrid technology

epitaxial silicon devices - results


pixel readout prototype - results

conclusion

# Standard hybrid technology

**THIN PIXEL SENSORS**  
( $< 150 \mu\text{m}$ ) realized with EPITAXIAL SILICON material.  
(At LHC experiment Si sensors  $200 \mu\text{m}$  thick. At RD50 epitaxial silicon material only for diodes)

The thinning starts from this side, reducing the substrate to tens of  $\mu\text{m}$ .



$\rho = 0.01 \div 0.02 \Omega \cdot \text{cm}$   
 $d = \text{some hundreds of } \mu\text{m}$

$\rho = 3 \div 4 \text{ K}\Omega \cdot \text{cm}$   
 $d = 25 \div 150 \mu\text{m}$

Several processes for defining geometry and for obtaining pixel sensors are made on this side


Bump bonding

Carbon foam support to improve power dissipation

Carbon fiber mechanical support

Cooling system

**ASIC** developed by the 130 nm CMOS technology with triggerless readout.  
Up to now only in 250 nm CMOS technology (see LHC experiment with trigger )




# Epitaxial silicon devices

D. Calvo



# Diodes and single chip sensor from epi-wafers

49  $\mu\text{m}$  (4060  $\Omega\cdot\text{cm}$ , n/P) + 500  $\mu\text{m}$  Cz substrate (0.01-0.02  $\Omega\cdot\text{cm}$ , n<sup>+</sup>/Sb) → 100  $\mu\text{m}$   
74  $\mu\text{m}$  (4570  $\Omega\cdot\text{cm}$ , n/P) + 500  $\mu\text{m}$  Cz substrate (0.01-0.02  $\Omega\cdot\text{cm}$ , n<sup>+</sup>/Sb) → 120  $\mu\text{m}$   
98  $\mu\text{m}$  (4900  $\Omega\cdot\text{cm}$ , n/P) + 500  $\mu\text{m}$  Cz substrate (0.01-0.02  $\Omega\cdot\text{cm}$ , n<sup>+</sup>/Sb) → 150  $\mu\text{m}$




with the ALICE layout at FBK

300  $\mu\text{m}$  FZ wafer have been used as reference

## Single chip assembly

- ✓ pixel obtained with the ALICE masks (50  $\mu\text{m}$  x 425  $\mu\text{m}$ )
- ✓ test performed using ALICE pixel readout chip and test system in collaboration with P. Riedler





## Diodes

Test of radiation damage with neutrons from Pavia nuclear reactor. Equivalent fluence values on the diodes :  
5.13x10<sup>13</sup>, 1.54x10<sup>14</sup>, 5.13x10<sup>14</sup> n(1MeV<sub>eq</sub>)/cm<sup>2</sup>  
corresponding to 1, 3 and 10 years of PANDA lifetime

# Results from thin Si-epitaxial pixel assemblies


Epi 75 and Epi 50

Test performed with a  $^{90}\text{Sr}$  source to verify the bump bonding process



NIM A594 (2008) 29–32

Dead pixel %  $\leq 0.05\%$ ;  
 $\leq 1\%$  (worst case)




Test performed with a  $^{90}\text{Sr}$  source

Threshold values in electrons corresponding to the Landau most probable value for the different epitaxial layer thicknesses


# Results from radiation damage test: full depletion voltage normalized to epi50

Equivalent fluence values on the diodes :  $5.13 \times 10^{13}$   $1.54 \times 10^{14}$   $5.13 \times 10^{14}$  n(1MeV<sub>eq</sub>)/cm<sup>2</sup>  
corresponding to 1 3 and 10 years of PANDA lifetime



# Results from radiation damage test: the radiation damage constant

Equivalent fluence values on the diodes :  $5.13 \times 10^{13}$ ,  $1.54 \times 10^{14}$ ,  $5.13 \times 10^{14} n(1\text{MeV}_{\text{eq}})/\text{cm}^2$   
corresponding to 1, 3 and 10 years of PANDA lifetime





The radiation damage constant is  
 $\alpha = \Delta J / \Phi = 7.6(\pm 0.3) \times 10^{-17} \text{ A/cm}$  for all diodes.

Lekage current < 50 nA/pixel (100  $\mu\text{m} \times 100 \mu\text{m}$  size, 100  $\mu\text{m}$  thick)



# Results from radiation damage test: diode volume current @ full depletion voltage





# ASIC prototype




D. Calvo





# Second pixel readout prototype

## → ToPix\_2, CMOS 130 nm technology



- 5x2 mm<sup>2</sup> area with 4 folded columns with a total of 320 readout cells of 100x100μm<sup>2</sup> size
- analogue + digital circuits (analog power consumption below 12μW @1.2V)
- Time over Threshold technique implemented to obtain a energy loss measurement
- SEU-hardened memory cells (Dice layout)
- absence of enclosed structures to study the radiation tolerance of the 130nm CMOS technology
- inputs for connecting external sensors
- selectable input polarity
- comparator threshold controlled by DAC (5 bits)
- 12 + 12 bits leading and trailing edge, 12 bits configuration registers
- 12 bits bus for time stamp and 12+7 bits output bus for data + address




# The architecture of ToPix\_2




ToT technique allows to achieve good linearity and resolution, even when the preamplifier is saturated (high dynamic range  $> 1 \div 100 fC$ )




# ToPix\_2 and sensor



- ToPix\_2 - FZ diode (400 $\mu\text{m}$  x 400 $\mu\text{m}$ , 200  $\mu\text{m}$  thick) connection using wire bonding
- test with gamma rays (60 KeV) from  $^{241}\text{Am}$  radioactive source







Individual pixel DAC baseline correction




TOT calibration


# TID test on ToPix\_2

Total Ionizing Dose test with the X ray source at CERN (Thanks to F. Faccio)  
followed by an annealing phase at 100°C



# SEU test on ToPix\_2





# Conclusions

- ❖ the use of epitaxial silicon material could be very promising , also in term of radiation damage
- ❖ the tuning of the epitaxial layer resistivity, taking into account the short and long terms of annealing, has to be investigated for the full depletion voltage optimization
- ❖ the 130 nm CMOS technology is suitable to develop the pixel readout for:
  - ❖ limited power consumption
  - ❖ smaller pixel with many functionalities, but
    - ❖ enclosed gate layout is needed for the critical transistors of the discharge circuit
    - ❖ seu hardened cells are needed