Powered by Foswiki, The Free and Open Source Wiki
Daq  Hardware (compare)

Difference: Hardware (r4 vs. r3)

Data Concentrator

TRB TRB

ComputeNode

Responsible: An FPGA-based computational node for PANDA, BESIII and HADES. For information about old and deprecated versions of the Compute Node, please refer to WolfgangKuehn this page , . ZhenAnLIU

Compute Node Version 3 (CNv3):

Motherboard

The so called Compute Node (CN) is foreseen as the FPGA-based hardware component of the PANDA DAQ. The third revision of the CN is an ATCA (Advanced Telecommunications Computing Architecture) based carrier board. It is able to hold up to 4 xFP boards. The CN is equipped with a Xilinx Virtex 4 FX60 as a switching FPGA to connect the xFP boards in an intelligent way to the backplane. It also supplies direct high speed communications between these boards via Rocked IO.
cn.png

Daughterboard (xFP)

An xFP board is an Extended Telecommunications Computing Architecture (xTCA) compliant board. It is an FPGA based μTCA compliant board featuring a Xilinx Virtex 5 FX70T -2 FPGA, 4 GB DDR2 RAM, 1Gb Ethernet, and 4 SFP+ (Small Form Factor Pluggable) cages. These cages can be equipped for example with optical or RJ45 interfaces.

xtca.png

ComputeNodeLayout

ZhenAnLIU

-- MilanWagner - 05 Jun 2014

IAttachmentActionSorted ascendingSizeDateWhoComment
cn.pngpngcn.pngmanage 7902.3 K 06 Jun 2014 - 11:52MilanWagner  
xtca.pngpngxtca.pngmanage 7575.6 K 06 Jun 2014 - 11:53MilanWagner  

Revision r4 - 06 Jun 2014 - 11:55 - MilanWagner
Revision r3 - 05 Jun 2014 - 14:22 - MilanWagner
This site is powered by FoswikiCopyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding PANDA Wiki? Send feedback
Imprint (in German)
Privacy Policy (in German)